Refine Search

Search Results -

Term	Documents
(10 AND 4).PGPB,USPT.	20
(L4 AND L10).PGPB,USPT.	20

Database:
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L25

Refine Search

Recall Text Clear Interrupt

Search History

DATE: Wednesday, November 15, 2006 **Purge Queries** Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=PGPB,USPT; PLUR=YES; OP=OR			
L25	l4 and l10	20	L25
L24	l4 and l9	20	L24
L23	l4 and l8	7	L23
L22	l4 and l7	35	L22
L21	l4 and l6	71	L21
L20	l5 and l10	29	L20
L19	l5 and l9	29	L19
L18	l5 and l8	9	L18
L17	l5 and l7	49	L17
L16	l5 and l6	96	L16
L15	l3 and l10	37	L15

L14	l3 and l9	37	L14
L13	l3 and l8	14	L13
L12	l3 and l7	58	L12
L11	l3 and l6	134	L11
L10	(712/4,5,6,7)[CCLS]	310	L10
L9	(712/4,5,6,7)![CCLS]	310	L9
L8	(711/217-221)[CCLS]	1650	L8
L7	(712/2-22)![CCLS]	1859	L7
L6	(712/2-300)![CCLS]	12774	L6
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
L5	L3 and (matrix or matrices or row$1 or column$1)	183	L5
L4	L3 and row$1 and column$1	130	L4
L3	L2 and (address$3 or location$1) near4 (start$3 or begin$5)	260	L3
L2	L1 and (dual or array or two or more multip$7 or plur$7) near4 point$3	495	L2
L1	vector$1 near5 register$1 near25 (index$4 or indices or point$4)	1091	L1

END OF SEARCH HISTORY

Results for "(((vector*) <near/8> register* <and> (point*, index*, indices))<in>metadata)" e-mail

Your search matched **20** of **1431298** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

Modify Search

(((vector*) <near/8> register* <and> (point*, index*, indices))<in>metadata) Search

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

view selected items Select All Deselect All

1. **Stream register files with indexed access**
   Jayasena, N.; Erez, M.; Ahn, J.H.; Dally, W.J.;
   High Performance Computer Architecture, 2004. HPCA-10. Proceedings. 10th International Sympo
   14-18 Feb. 2004 Page(s):60 - 72
   Digital Object Identifier 10.1109/HPCA.2004.10007
   AbstractPlus | Full Text: PDF(432 KB) IEEE CNF
   Rights and Permissions

2. **Reconfigurable vector register windows for fast matrix computation on the orthogonal multi**
   Panda, D.K.; Hwang, K.;
   Application Specific Array Processors, 1990. Proceedings of the International Conference on
   5-7 Sept. 1990 Page(s):202 - 213
   Digital Object Identifier 10.1109/ASAP.1990.145457
   AbstractPlus | Full Text: PDF(540 KB) IEEE CNF
   Rights and Permissions

3. **Extracting multi-thread with data localities for vector computers**
   Jang-Ping Sheu; Chih-Yung Chang;
   Parallel and Distributed Systems, 1994. International Conference on
   19-21 Dec. 1994 Page(s):466 - 473
   Digital Object Identifier 10.1109/ICPADS.1994.590357
   AbstractPlus | Full Text: PDF(736 KB) IEEE CNF
   Rights and Permissions

4. **A restructurable VLSI robotics vector processor architecture for real-time control**
   Sadayappan, P.; Ling, Y.-L.C.; Olson, K.W.; Orin, D.E.;
   Robotics and Automation, IEEE Transactions on
   Volume 5, Issue 5, Oct. 1989 Page(s):583 - 599
   Digital Object Identifier 10.1109/70.88078
   AbstractPlus | Full Text: PDF(1532 KB) IEEE JNL
   Rights and Permissions

5. **A floating-point cell library and a 100-Mflops image signal processor**
   Fujii, H.; Hori, C.; Takada, T.; Hatanaka, N.; Demura, T.; Ootomo, G.;
   Solid-State Circuits, IEEE Journal of
   Volume 27, Issue 7, Jul 1992 Page(s):1080 - 1088
   Digital Object Identifier 10.1109/4.142605

AbstractPlus | Full Text: PDF(915 KB) IEEE JNL
Rights and Permissions

6. **Fast vectorization for calculating a moving sum**
Kuo-Liang Chung; Wen-Ming Yan;
Computers, IEEE Transactions on
Volume 44, Issue 11, Nov. 1995 Page(s):1335 - 1337
Digital Object Identifier 10.1109/12.475130
AbstractPlus | References | Full Text: PDF(232 KB) IEEE JNL
Rights and Permissions

7. **2.44-GFLOPS 300-MHz floating-point vector-processing unit for high-performance 3D graphi**
Ide, N.; Hirano, M.; Endo, Y.; Yoshioka, S.; Murakami, H.; Kunimatsu, A.; Sato, T.; Kamei, T.; Okao
Solid-State Circuits, IEEE Journal of
Volume 35, Issue 7, July 2000 Page(s):1025 - 1033
Digital Object Identifier 10.1109/4.848212
AbstractPlus | References | Full Text: PDF(216 KB) IEEE JNL
Rights and Permissions

8. **A high-performance embedded DSP core with novel SIMD features**
Derby, J.H.; Moreno, J.H.;
Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03). 2003 IEEE Internatic
Volume 2, 6-10 April 2003 Page(s):II - 301-4 vol.2
Digital Object Identifier 10.1109/ICASSP.2003.1202354
AbstractPlus | Full Text: PDF(427 KB) IEEE CNF
Rights and Permissions

9. **Irregular fine-grain parallel computing based on the slide register window architecture of Hit**
Smyk, A.; Tudruj, M.;
Parallel Computing in Electrical Engineering, 2002. PARELEC '02. Proceedings. International Conf
22-25 Sept. 2002 Page(s):39 - 43
Digital Object Identifier 10.1109/PCEE.2002.1115194
AbstractPlus | Full Text: PDF(271 KB) IEEE CNF
Rights and Permissions

10. **Speculative dynamic vectorization**
Pajuelo, A.; Gonzalez, A.; Valero, M.;
Computer Architecture, 2002. Proceedings. 29th Annual International Symposium on
25-29 May 2002 Page(s):271 - 280
Digital Object Identifier 10.1109/ISCA.2002.1003585
AbstractPlus | Full Text: PDF(421 KB) IEEE CNF
Rights and Permissions

11. **Registration of digital ophthalmic images using vector mapping**
Ryan, N.; Henaghan, C.; Cahill, M.;
Image Processing, 2000. Proceedings. 2000 International Conference on
Volume 2, 10-13 Sept. 2000 Page(s):459 - 462 vol.2
Digital Object Identifier 10.1109/ICIP.2000.899449
AbstractPlus | Full Text: PDF(424 KB) IEEE CNF
Rights and Permissions

12. **Tangent point oriented curve negotiation**
Boer, E.R.;
Intelligent Vehicles Symposium, 1996., Proceedings of the 1996 IEEE
19-20 Sept. 1996 Page(s):7 - 12
Digital Object Identifier 10.1109/IVS.1996.566341
AbstractPlus | Full Text: PDF(648 KB) IEEE CNF
Rights and Permissions

13. **Multithreading to improve cycle width and CPI in superpipelined superscalar processors**
Goossens, B.; Duc Thang Vu;
Parallel Architectures, Algorithms, and Networks, 1996. Proceedings, Second International Sympo
12-14 June 1996 Page(s):36 - 42
Digital Object Identifier 10.1109/ISPAN.1996.508958
AbstractPlus | Full Text: PDF(684 KB) IEEE CNF
Rights and Permissions

14. **A VLSI robotics vector processor for real-time control**
Ling, Y.L.C.; Sadayappan, P.; Olson, K.W.; Orlin, D.E.;
Robotics and Automation, 1988. Proceedings., 1988 IEEE International Conference on
24-29 April 1988 Page(s):303 - 308 vol.1
Digital Object Identifier 10.1109/ROBOT.1988.12065
AbstractPlus | Full Text: PDF(648 KB) IEEE CNF
Rights and Permissions

15. **The Supertrek S-1 mini-supercomputer**
Fung, M.;
Compcon Spring '88. Thirty-Third IEEE Computer Society International Conference, Digest of Pape
29 Feb.-3 March 1988 Page(s):116 - 118
Digital Object Identifier 10.1109/CMPCON.1988.4842
AbstractPlus | Full Text: PDF(180 KB) IEEE CNF
Rights and Permissions

16. **A 100 MHz floating point/integer processor**
Taylor, G.; Rekow, A.; Radke, J.; Thompson, G.;
Custom Integrated Circuits Conference, 1990., Proceedings of the IEEE 1990
13-16 May 1990 Page(s):24.5/1 - 24.5/4
Digital Object Identifier 10.1109/CICC.1990.124789
AbstractPlus | Full Text: PDF(308 KB) IEEE CNF
Rights and Permissions

17. **Built-in self-test in a 24 bit floating point digital signal processor**
Sakashita, N.; Sawai, H.; Teraoka, E.; Fujiyama, T.; Kengaku, T.; Shimazu, Y.; Tokuda, T.;
Test Conference, 1990. Proceedings., International
10-14 Sept. 1990 Page(s):880 - 885
Digital Object Identifier 10.1109/TEST.1990.114106
AbstractPlus | Full Text: PDF(360 KB) IEEE CNF
Rights and Permissions

18. **Parallelizing a highly vectorized multigrid code with zebra relaxation**
Lioen, W.M.;
Supercomputing '92. Proceedings
16-20 Nov. 1992 Page(s):180 - 189
Digital Object Identifier 10.1109/SUPERC.1992.236695
AbstractPlus | Full Text: PDF(780 KB) IEEE CNF
Rights and Permissions

19. **Design for testability in a 200 MFLOPS vector-pipelined processor (VPP)-ULSI**
Hagihara, Y.; Ohkubo, C.; Okamoto, F.; Yamada, H.; Takada, M.; Enomoto, T.;
Test Symposium, 1992. (ATS '92). Proceedings., First Asian (Cat. No.TH0458-0)
26-27 Nov. 1992 Page(s):223 - 228
Digital Object Identifier 10.1109/ATS.1992.224404
AbstractPlus | Full Text: PDF(572 KB) IEEE CNF
Rights and Permissions

20. **Evaluation of pseudo vector processor based on slide-windowed registers**
Nakamura, H.; Imori, H.; Yamashita, Y.; Nakazawa, K.; Boku, T.; Li, H.; Nakata, I.;